

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Matthias Lungwitz
 Appl. No.: PCT/EP2004/051332
 Title: SHIELDING FOR EMI-SENSITIVE ELECTRONIC COMPONENTS AND/OR
 CIRCUITS OF ELECTRONIC DEVICES
 Docket No.: 112740-1074

Commissioner for Patents
 P.O. Box 1450
 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 37 C.F.R. 1.97, and 37 C.F.R. 1.98, Applicants request that a citation and examination of the references cited below, and on the attached PTO-1449 form be made during the course of examination of the above-identified application for United States patent. Pursuant to 37 C.F.R. 1.98, copies of all foreign patent documents and non-patent documents are enclosed.

U.S. PATENT DOCUMENTS

<u>Document No.</u>	<u>Date</u>	<u>Inventor</u>
5,895,884	4-20-99	Davidson
6,486,534	11-26-02	Sridharan et al.

FOREIGN PATENT DOCUMENTS

<u>Document No.</u>	<u>Date</u>	<u>Country</u>
EP 0 735 811	10-02-96	European
JP 09036512	7-2-97	Japan
JP 10112517	4-28-98	Japan
EP 0 886 464	12-23-98	European
EP 0 977 298	2-2-00	European
DE 199 45 427	11-2-00	Germany
JP 2001237586	8-31-01	Japan

OTHER DOCUMENTS

"Printed Circuit Board Pattern Design Method for Low EMI Noise", IBM Technical Disclosure Bulletin, IBM Corp. New York, US BD 37 Nr. 6A, June 1994 (6-1-94) Page 603, XP-000455901

Applicants look forward to early and favorable consideration of this matter.

Respectfully submitted,

BELL, BOYD & LLOYD LLC

BY


Peter Zura

Reg. No. 48,196

P.O. Box 1135

Chicago, Illinois 60690-1135

Phone: (312) 807-4208

Dated: May 16, 2005

INFORMATION DISCLOSURE CITATION IN AN APPLICATION (Use several sheets if necessary) PTO Form 1449	Atty Docket No. 112740-1074	Application No. 10/535212 PCT/EP2004/051332
	Applicant Lungwitz	
	Filing Date	Group

U.S. PATENT DOCUMENTS							
Examiner's Initials		Document Number	Publication Date	Inventor	Class	Subclass	Filing Date If Appropriate
		5,895,884	4-20-99	Davidson			
		6,486,534	11-26-02	Sridharan et al.			

FOREIGN PATENT DOCUMENTS								
Examiner's Initials		Document Number	Publicatio n Date	Country	Class	Subclass	Translation	
							Yes	No
		EP 0 735 811	10-02-96	European				
		JP 09036512	7-2-97	Japan				
		JP 10112517	4-28-98	Japan				
		EP 0 886 464	12-23-98	European				
		EP 0 977 298	2-2-00	European				
		DE 199 45 427	11-2-00	Germany				
		JP 2001237586	8-31-01	Japan				

Examiner's Initials		OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)
		"Printed Circuit Board Pattern Design Method for Low EMI Noise", IBM Technical Disclosure Bulletin, IBM Corp. New York, US BD 37 Nr. 6A, June 1994 (6-1-94) Page 603, XP-000455901

Examiner:	Date Considered:
*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	